

06/05/00

PTO/SB/05 (4/98)

Approved for use through 09/30/2000, OMB 0651-0032

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. P-2596-US

First Inventor or Application Identifier

VINITZKY, Gil

Title IN-PLACE MEMORY MANAGEMENT FOR FFT

Express Mail Label No.

APPLICATION ELEMENTS

See MPEP chapter 600 concerning patent application contents

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original and a duplicate for fee processing)
2. ☒ Specification [Total Pages 11]
(preferred arrangement set forth below)
- Descriptive title of the Invention
 - Cross References to Related Applications
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 4]
4. Oath or Declaration [Total Pages 2]
- a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. ☐ Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
- a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. §3.73(b) Statement (when there is an assignee) ☐ Power of Attorney
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement(IDS)/PTO-1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☐ Return Receipt Postcard (MPEP 5303)
(Should be specifically itemized)
13. ☐ * Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
14. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
15. ☒ Other: postcard

NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27) EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28)

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____
Prior application information: Examiner Group/Art Unit:

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS☐ Customer Number or Bar Codeor ☒ Correspondence address below

Name: Eltan, Pearl, Latzer & Cohen-Zedek

Address: One Crystal Park, Suite 210, 2011 Crystal Drive

City: Arlington State: VA Zip Code: 22202-3709

Country: USA Telephone: (703) 486-0600 Fax: (703) 486-0800

Name (Print/Type) Mark S. Cohen Registration No. (Attorney/Agent) 42,425

Signature: [Signature] Date: 5 June 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

IN-PLACE MEMORY MANAGEMENT FOR FFT

FIELD OF THE INVENTION

The present invention relates to Digital Signal Processing (DSP) in general, and more particularly to methods and apparatus for improved "in-place" memory management for Fast Fourier Transform (FFT) calculations.

BACKGROUND OF THE INVENTION

A Digital Signal Processor (DSP) is a special-purpose computer that is designed to optimize digital signal processing tasks such as Fast Fourier Transformation (FFT), digital filtering, image processing, and speech recognition. DSP applications are typically characterized by real-time operation, high interrupt rates, and intensive numeric computations. In addition, DSP applications tend to be intensive in memory access operations and require the input and output of large quantities of data.

In DSP architectures that perform FFT calculations data are read from and written to memory in several stages. Some DSP architectures employ separate memory spaces for input data and output data. In order to reduce the amount of memory required for FFT, "in-place" memory management schemes have been developed whereby the FFT input data memory space is overwritten with the results of FFT calculations, thus eliminating the need for an additional memory space for storing the results at each stage of the FFT. Where a single memory space is used to store the FFT input data, two memory read cycles are generally needed to fetch the two data points (one data point comprises two data values, one real and one imaginary) required for each FFT multiplication operation. This may theoretically be reduced to one memory read cycle by using two memory spaces, each storing half of the FFT data points to be input, whereby one of the two data points is fetched from the first memory space at the same time the other data point is fetched from the second memory space. However, in order to ensure that every two FFT data

points require only one memory read cycle throughout each stage of the FFT, the results of one stage of the FFT must be written in-place to the two memory spaces such that in the following stage each of the two data points in each data point grouping resides in a different memory space.

The following table labeled Table 1 illustrates the data point groupings required for each stage of a 16 data point FFT:

TABLE 1

Stage 0	Stage 1	Stage 2	Stage 3
0,8	0,4	0,2	0,1
1,9	1,5	1,3	2,3
2,10	2,6	4,6	4,5
3,11	3,7	5,7	6,7
4,12	8,12	8,10	8,9
5,13	9,13	9,11	10,11
6,14	10,14	12,14	12,13
7,15	11,15	13,15	14,15

Assuming that prior to stage 0 data points 0 - 7 reside in a first memory space X and data points 8 - 16 reside in a second memory space Y, each of the data point groupings in stage 0 will require only one memory read cycle to be fetched from memory, as each data point in each grouping resides in a separate memory space (e.g., data points 0 and 8 in data point grouping 0,8 reside in separate memory spaces X and Y). However, should the results of stage 0 be written in-place such that the results of an FFT calculation upon a data point are written to the location in the memory space from which the data point was fetched, each of the data point groupings in stages 1 - 3 will require two memory read cycles to be fetched from memory, as each data point in each grouping resides in the same memory space (e.g., both of data points 0 and 4 in data point grouping 0,4 in stage 1 resides in memory space X).

SUMMARY OF THE INVENTION

The present invention seeks to provide methods and apparatus for improved "in-place" memory management for Fast Fourier Transform (FFT) calculations that ensure that every two FFT data points require only one memory read cycle throughout each stage of the FFT.

There is thus provided in accordance with a preferred embodiment of the present invention a method for in-place memory management in a Digital Signal Processing (DSP) architecture performing a Fast Fourier Transformation (FFT) upon a sequence of N data points, the sequence numbered from 0 to $N-1$, the method including storing each of the data points numbered from 0 to $(N/2)-1$ in a first memory space X and each of the data points numbered $N/2$ to $N-1$ in a second memory space Y , for each FFT stage 0 data point grouping including a first data point of the data points in the first memory space X and a corresponding second data point of the data points in the second memory space Y determining the parity of a data point memory index corresponding to the first and second data points, storing, if the parity is of a first parity value, the results of an FFT operation upon the first data point at the memory address in the first memory space X from which the first data point was fetched and the result of an FFT operation upon the second data point at the memory address in the second memory space Y from which the second data point was fetched, and storing, if the parity is of a second parity value, the results of an FFT operation upon the first data point at the memory address in the second memory space Y from which the second data point was fetched and the result of an FFT operation upon the second data point at the memory address in the first memory space X from which the first data point was fetched.

Further in accordance with a preferred embodiment of the present invention the method further includes for any FFT stage Z subsequent to stage 0 and each FFT stage Z data point grouping including a first data point in the first memory space X and a corresponding second data point in the second memory space Y , storing the results of an FFT operation upon the first data point at the memory address in the first memory space X from which the first data point was

fetches and the results of an FFT operation upon the second data point at the memory address in the second memory space Y from which the second data point was fetched.

It is appreciated throughout the specification and claims that the term "data point" refers to a pairing of two data values, a real value and an imaginary value.

It is also appreciated throughout the specification and claims that the term "data point memory index" refers to the minimum number of addressing bits needed to uniquely identify one data point from another within a single memory space.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which:

Fig. 1 is a simplified flowchart illustration of an improved in-place memory management for Fast Fourier Transform (FFT) calculations, operative in accordance with a preferred embodiment of the present invention;

Fig. 2 is a simplified tabular illustration of FFT input data memory spaces useful in understanding the method of Fig. 1, constructed and operative in accordance with a preferred embodiment of the present invention;

Fig. 3 is a simplified tabular illustration of a parity table of data point memory indices useful in understanding the method of Fig. 1, constructed and operative in accordance with a preferred embodiment of the present invention; and

Fig. 4 is a simplified tabular illustration of the memory spaces X and Y of Fig. 2 after FFT stage 0 results have been applied in-place in accordance with the method of Fig. 1, constructed and operative in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Reference is now made to Fig. 1 which is a simplified flowchart illustration of an improved in-place memory management for Fast Fourier Transform (FFT) calculations, operative in accordance with a preferred embodiment of the present invention, and Figs. 2, 3, and 4 which are simplified tabular illustrations useful in understanding the method of Fig. 1, constructed and operative in accordance with a preferred embodiment of the present invention. In the method of Fig. 1 a sequence of N data points numbered from 0 to $N-1$ is stored in two separate memory spaces, arbitrarily designated X and Y respectively, of a Digital Signal Processor that supports simultaneous fetching from both memory spaces within a single memory read cycle. Typically, each of the data points numbered from 0 to $(N/2)-1$ are stored in memory space X and each of the data points numbered $N/2$ through $N-1$ are stored in memory space Y (step 100).

The arrangement of the data points within memory spaces X and Y may be seen with particular reference to Fig. 2, which is a simplified tabular illustration of FFT input data memory spaces, constructed and operative in accordance with a preferred embodiment of the present invention. In Fig. 2 two memory spaces X and Y , generally designated 10 and 12 respectively, are shown storing 16 FFT data points numbered 0 - 15, with memory space X storing data points 0 - 7 and memory space Y storing data points 8 - 15. Although 16 data points are shown, it is appreciated that memory spaces X and Y may be used to store any number of data points N numbered from 0 - $(N-1)$ where data points numbered 0 to $(N/2)-1$ are stored in memory space X and data points numbered $N/2$ through $N-1$ are stored in memory space Y .

A data point memory index 14 may be defined for each data point as the minimum number of addressing bits needed to uniquely identify one data point from another within a single memory space. Thus, where an FFT comprises 16 data points with data points 0 - 7 stored contiguously in memory space X and data points 8 - 15 stored contiguously in memory space Y , a data point memory index of three bits is required.

The method of Fig. 1 continues with FFT stage 0 calculations being performed for each data point grouping (A,B), such as is shown in Table 1 above (step 105). Prior to storing the results for a data point grouping (A,B) in memory spaces X and Y, the parity of the data point memory index corresponding to data points A and B is determined (step 110). The parity determination may be seen with particular reference to Fig. 3, which is a simplified tabular illustration of a parity table of data point memory indices, constructed and operative in accordance with a preferred embodiment of the present invention. In Fig. 3 a table 16 shows the parity of the data point memory index selected for each data point grouping (A,B) (Table 1, Stage 0).

Returning now to the method of Fig. 1, if the parity is of a first parity value (step 120) the results of an FFT operation upon the data point A are stored in memory space X at the memory address from which data point A was fetched (step 130), and the result of an FFT operation upon the data point B are stored in memory space Y at the memory address from which data point B was fetched (step 140). If the parity is of a second parity value the process is reversed, where the results of an FFT operation upon the data point A are stored in memory space Y at the memory address from which data point B was fetched (step 150), and the result of an FFT operation upon the data point B are stored in memory space X at the memory address from which data point A was fetched (step 160). It is appreciated that it is not important whether 0 is chosen for the first parity value and 1 for the second parity value or vice versa, as long as they are consistently applied throughout stage 0. Processing continues until all data pair groupings in FFT stage 0 have been processed (step 170).

The storage of FFT stage 0 results may be seen with particular reference to Fig. 4, which is a simplified tabular illustration of the memory spaces X and Y of Fig. 2 after FFT stage 0 results have been applied in-place, constructed and operative in accordance with a preferred embodiment of the present invention. In Fig. 4 the results of FFT calculations upon each of the data points in the data point groupings shown hereinabove in Table 1 are stored in-place to the

memory spaces according to the parity of the data point memory index corresponding to each data point selected for each data point grouping as shown in Fig. 3. In Fig. 4 a parity of 0 has been chosen for the first parity value, causing the FFT calculation result associated with a data point to be written in-place to the memory address from which the data point was fetched, while a parity of 1 has been chosen for the second parity value, causing the FFT calculation result associated with a data point to be written in-place to the memory address from which the other data point in the data point grouping was fetched. Thus, given a parity of 0 for data point 0 in Fig. 3, in Fig. 4 the FFT calculation result for data point 0 in memory space X is stored at the memory address in memory space X from which data point 0 was fetched, while the FFT calculation result for data point 8 in memory space Y is stored at the memory address in memory space Y corresponding to data point 8. Conversely, with a parity of 1 for data point 1 in Fig. 3, in Fig. 4 the FFT calculation result for data point 1 in memory space X is stored at the memory address in memory space Y from which data point 9 was fetched, while the FFT calculation result for data point 9 in memory space Y is stored at the memory address in memory space X from which data point 1 was fetched. The FFT calculation results for data point groupings (2,10), (4,12), and (7,15) are likewise swapped in accordance with their corresponding data point memory index parity value being 1, as indicated by arrows 18.

It may be seen with particular reference to Fig. 4 that the configuration of memory spaces X and Y after the method of Fig. 1 is applied during FFT stage 0 ensures that any two data points in any data point grouping in any stage of the FFT resides in a different memory space as long as, for any FFT stage Z subsequent to stage 0 and each FFT stage Z data point grouping comprising a data point in memory space X and a corresponding data point in memory space Y, the results of an FFT operation upon each of the data points are stored at the memory address in the memory space from which each data point was fetched. Thus, each of the data points in each of the

data point groupings in Table 1 for stages 1 - 3 resides in a different memory space, enabling both data points to be fetched in a single memory read cycle and written in-place.

The methods and apparatus disclosed herein have been described without reference to specific hardware or software. Rather, the methods and apparatus have been described in a manner sufficient to enable persons of ordinary skill in the art to readily adapt commercially available hardware and software as may be needed to reduce any of the embodiments of the present invention to practice without undue experimentation and using conventional techniques.

While the present invention has been described with reference to a few specific embodiments, the description is intended to be illustrative of the invention as a whole and is not to be construed as limiting the invention to the embodiments shown. It is appreciated that various modifications may occur to those skilled in the art that, while not specifically shown herein, are nevertheless within the true spirit and scope of the invention.

CLAIMS

What is claimed is:

1. A method for in-place memory management in a Digital Signal Processing (DSP) architecture performing a Fast Fourier Transformation (FFT) upon a sequence of N data points, said sequence numbered from 0 to N-1, the method comprising:

storing each of said data points numbered from 0 to $(N/2)-1$ in a first memory space X and each of said data points numbered $N/2$ to N-1 in a second memory space Y;

for each FFT stage 0 data point grouping comprising a first data point of said data points in said first memory space X and a corresponding second data point of said data points in said second memory space Y;

determining the parity of a data point memory index corresponding to said first and second data points;

storing, if said parity is of a first parity value, the results of an FFT operation upon said first data point at the memory address in said first memory space X from which said first data point was fetched and the result of an FFT operation upon said second data point at the memory address in said second memory space Y from which said second data point was fetched; and

storing, if said parity is of a second parity value, the results of an FFT operation upon said first data point at the memory address in said second memory space Y from which said second data point was fetched and the result of an FFT operation upon said second data point at the memory address in said first memory space X from which said first data point was fetched.

2. A method according to claim 1 and further comprising:

for any FFT stage Z subsequent to stage 0 and each FFT stage Z data point grouping comprising a first data point in said first memory space X and a corresponding second data point in

said second memory space Y, storing the results of an FFT operation upon said first data point at the memory address in said first memory space X from which said first data point was fetched and the results of an FFT operation upon said second data point at the memory address in said second memory space Y from which said second data point was fetched.

ABSTRACT OF THE DISCLOSURE

A method for in-place memory management in a Digital Signal Processing (DSP) architecture performing a Fast Fourier Transformation (FFT) upon a sequence of N data points, the sequence numbered from 0 to $N-1$, the method including storing each of the data points numbered from 0 to $(N/2)-1$ in a first memory space X and each of the data points numbered $N/2$ to $N-1$ in a second memory space Y , for each FFT stage 0 data point grouping including a first data point of the data points in the first memory space X and a corresponding second data point of the data points in the second memory space Y determining the parity of a data point memory index corresponding to the first and second data points, storing, if the parity is of a first parity value, the results of an FFT operation upon the first data point at the memory address in the first memory space X from which the first data point was fetched and the result of an FFT operation upon the second data point at the memory address in the second memory space Y from which the second data point was fetched, and storing, if the parity is of a second parity value, the results of an FFT operation upon the first data point at the memory address in the second memory space Y from which the second data point was fetched and the result of an FFT operation upon the second data point at the memory address in the first memory space X from which the first data point was fetched.




Fig. 1

Memory Address	Data Point	Data Point Memory Index	
		14	12
FB902834	0	000	
FB902836	1	001	
FB902838	2	010	
FB90283A	3	011	
FB90283C	4	100	
FB90283E	5	101	
FB902840	6	110	
FB902842	7	111	
Memory Space X			
Memory Address	Data Point	Data Point Memory Index	
		14	12
AC1252A0	8	000	
AC1252A2	9	001	
AC1252A4	10	010	
AC1252A6	11	011	
AC1252A8	12	100	
AC1252AA	13	101	
AC1252AC	14	110	
AC1252AE	15	111	
Memory Space Y			

Fig. 2




Fig. 4

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below under my name.

I believe that I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled

IN-PLACE MEMORY MANAGEMENT FOR FFT

the Specification of which

☒
☐

is attached hereto

was filed on

as Application Serial No. _____

and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified Specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any provisional application filed in the United States in accordance with 35 U.S.C. §1.119(e), or any application for patent that has been converted to a Provisional Application within one (1) year of its filing date, or any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

PRIOR FILED APPLICATION(S)

<u>APPLICATION</u> <u>NUMBER</u>	<u>COUNTRY</u>	<u>(DAY/MONTH/YEAR FILED)</u>	<u>PRIORITY</u> <u>CLAIMED</u>
-------------------------------------	----------------	-------------------------------	-----------------------------------

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application listed below, and, insofar as the subject matter of each of the claims of this application is not disclosed in any prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a), which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Attorney Docket No.: P-2596-US

APPLICATION NO.	FILING DATE (DAY/MONTH/YEAR)	STATUS - PATENTED, PENDING, ABANDONED
--------------------	---------------------------------	--

I hereby appoint as my attorney(s) and agent(s) Heidi M. Brun (Agent, Registration No. 35,104), or Jerome R. Smith, Jr. (Attorney, Registration No. 35,684), or Daniel J. Swirsky (Agent, Registration No. 45, 148) or Mark S. Cohen (Attorney, Registration No. 42, 425) or Rochel L. Abboudi (Agent, Registration No. 44,490) said attorney(s) and agent(s) with full power of substitution and revocation to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Please address all correspondence regarding this application to:

EITAN, PEARL, LATZER, & COHEN-ZEDEK
ONE CRYSTAL PARK, SUITE 210
2011 CRYSTAL DRIVE
ARLINGTON, VA 22202-3709

Direct all telephone calls to (703) 486-0600 and all facsimiles at (703) 486-0800.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF INVENTOR: VINITZKY, Gil

FULL RESIDENCE ADDRESS: 36 Jabotinsky Street, Azur 58014, Israel

COUNTRY OF CITIZENSHIP: Israeli

FULL POST OFFICE ADDRESS: same

SIGNATURE OF INVENTOR



DATE

05/06/00